A passive mixer for 60 GHz applications in CMOS 65nm technology

TitleA passive mixer for 60 GHz applications in CMOS 65nm technology
Publication TypeConference Paper
Year of Publication2010
AuthorsErcoli M, Kraemer M, Dragomirescu D, Plana R
Conference NameGerman Microwave Conference, 2010
Date Publishedmarch
KeywordsCMOS integrated circuits, CMOS technology process, conversion loss, frequency 60 GHz, homodyne down-conversion system, mixers (circuits), noise figure, noise figure 8.39 dB, passive mixer, port to port isolation, power 15 mW, size 65 nm, wide band double balanced resistive mixer
Abstract

A study of the feasibility of a wide band double balanced resistive mixer in the 60 GHz band is done. The device is implemented in a 65nm CMOS technology process. In this paper an approach to design an optimized version of the mixer in terms of the principal figures of merit: conversion loss, port to port isolation and noise figure is shown. The mixer will be a part of an homodyne down-conversion system. The conversion loss is 6.9 #x00B1; 0.2dB around 60GHz with a -5dBm of LO drive. The port-to-port isolation for the LO feed through is better than 41dB. The noise figure is 8.39dB. The power dissipation for the mixer depends on the LO buffer that increases the input LO power. Its power consumption is 15mW.